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Abstract Mincut partitioning is to minimize the total cuts of the 
edges by the partitioning of nodes into two sets. The proposed 
method, Edge-Node Interleaved Sort for Leaching and Envelop 
(ENISLE) algorithm, is not only using node information but also 
using edge information. It is simple, but works effectively, and 
never appears in any earlier literature. It can soon get an intuitive 
heuristic nearly optimal solution for mincut and ratio mincut 
partitioning at the same time, is very suitable for EDA usage. 
Index Term - min-cut partitioning. ratio min-cut partitioning. 
clustering effect, iterative-improvement, radix sort. IC CAD. 
EDA, System-on-a-Chip (SoC), VLSI circuit. 
I. INTRODUCTION 
Circuit partitioning plays a key role in the design auto- 
mation of VLSI chips, multichip systems, and system-on-a-chip 
(SoC). It is used to reduce VLSI chip area, reduce the component 
count and the number of interconnects in multiple FPGA 
implementations of large circuits or systems. Circuit partitioning 
facilitates efficient parallel simulation of circuits, facilitates 
design of tests for digital circuits and reduces timing delays, and 
facilitates the various combinations of sub-system layouts [ 181. 
Iterative-improvement two-way min-cut partitioning is an 
important stage in most circuit placement tools. Recursive two- 
way partitioning is an efficient and popular approach to obtaining 
k-way partitions for k > 2 [5]. [ I  I], [20]. So many papers are 
concern here with the two-way mincut partitioning problem. 
Since two-way mincut partitioning is NP-complete problem [IO], 
a number of approximate schemes have been proposed. These 
include iterative improvement methods [7]. [SI, 1131. [151. [161. 
simulated annealing [ 171 and clustering-based techniques [ 3 ] ,  
[ 1 I]. [20]. Iterative improvement methods are sometimes also 
used as a preprocessing phase for clustering as in [ 191. [2O]. 
Most partitioning techniques for circuit netlists like the 
Fiduccia-Mattheyses (FM) method, computes the gains of nodes 
using local netlist information that is only concerned with the 
immediate improvement in the cutset. This can lead to 
misleading gain information. This matter let us turn back the 
origin of the mincut partitioning problems and solving them by 
global viewpoints. The proposed new method in the paper is a 
totally different method. 
Let a circuit be represented by a hyper-graph or netlist C = 
(V, E)  where V is the set of nodes that represent components of 
the circuit and E the set of hyperedges that represent the nets of 
the circuit. Each hyperedge or net connects two or more nodes 
together; generally the output of a node is connected to the inputs 
of several other nodes by a net. 
Figure 1. The min-cut partitioning. 
Figure 2. The ratio min-cut partitioning. 
The goals of min-cut and ratio min-cut partitioning display 
on the V-E plain are shown in Fig. 1 and Fig. 2. Our goal is 
partitioning, not only clustering [I], [9]. Notice when (V, E)  
pairs approach to the uniformly distribution on the V-E plain. 
and if we can find the min-cut. the “outline areas” of the (V. E)  
pairs will from the product VE approach to VE /2, like vapor 
compression behavior. 
Figure 3. Some special (V. E) distribution cases 
Fig. 3 shows some special (V, E) distribution cases. It may 
often be seen when describe the row-based placements in 
sequence. The “outline areas” of (V, E )  pairs occupied on the 
V-E plain are far less than the VE product. Under this condition. 
the probability that we can get the min-cut solution is relatively 
small. This is unlike vapor compression behavior, is like 
“melting” the material. So first we need “heating” it, adding 
“entropy” to it. And notice these cases ease to be randomized. If 
it exists local cluster blocks, we only need to resolve the blocks. 
And some small blocks will be automatically resolved in the 
proposed method. 
This paper is organized as follows. In Section 2. describe 
the proposed method and demonstrate by examples. In Section 3 
we then reveal the importance of the distributed conditions. 
Finally conclude the major findings and outline the future work. 
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Figure 4. The first four steps (phase one) of the ENISLE 
algorithm are shown by this example in detail. 
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Figure 5. Using bit field structure to reduce the memory 
requirement, and accelerate the sort process. 
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Figure 6. Using radi 
handle the sorting job 
ix-sorting technique can effectively 
' of mass numbers. 
11. THE EDGE-NODE INTERLEAVED SORT 
FOR LEACHING AND ENVELOP (ENISLE) 
ALGORITHM 
The proposed method in this work is called Edge-Node 
Interleaved Sort for Leaching and Envelop (ENISLE) algorithm. 
It is briefly shown as the following: 
Algorithm ENISLE 
(* Initialize the V-E plain & randomize W, E) pairs *) 
if ( CLUSTERED-DISTRIBUTION( ) ) then 
endif 
SORT-EDGE( ); (* From Bottom-side *); 
~ SORT-NODE(); (* From Right-side *); 
SORT-EDGE( ); (* From Top-side *); 
SORT-NODEO; (" From Left-side *); 
~ INIT-RECORD-NODE-SETO; 
repeat 
1 
RANDOMIZE(); 
(* Phase One: Basic four steps, Edge interleave I *I 
(a; Phase Two Begins: Additional steps. Edge interleave 2 * 
SORT-NODE(); (* From Right-side *); 
SORT-EDGE( ); (* From Top / Bottom side *); 
break; 
endif 
SORT-NODE( ); (:I. from Left-side *); 
until ( NODE-SET-CHANGEDO ); 
end. 
Notice it can intuitively determine distributed uniformly or 
not by the diagram clearly, not need additional computing aboul 
correlation coefficients or co-variances. If (V, E) pairs are no1 
uniformly distributed on V-E plain, and if we do not randomize il, 
then directly issue the converge procedures, may get a worse cu1 
solution and leave the loop. No non-determined / infinite loops 
occur. In Fig. 4, first four steps of the ENISLE algorithm are 
demonstrated by an example in detail. 
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Figure 7. It shows the proposed ENISLE algorithm effectively solves the min-cut and the ratio min-cut partitioning at the same time. 
In the ENISLE algorithm, carefully arrange the memory 
requirement is necessary. As shown in Fig. 5, using bit field 
structures reduce to one-eighth-memory space. If it has IOOK 
nodes and 500K edges, the program will need about 6.4GB 
virtual memory space. A powerful sorting engine decides the 
performance of this method -- we need sort very mass numbers! 
Using radix sort [I41 can handle this problem effectively, as 
shown in Fig. 6. If the circuits are more enormous. multilevel 
methods [2] can be considered. 
On a 1280 x 1024 pixels x 24 bits true color display monitor, 
assume 1280 x 16 bits edges / 1024 x8 bits nodes = 20480 edges 
I 8192 nodes per screen, or 1024x24 bits edges I 1280 bits nodes 
= 24576 edges I 1280 nodes per screen. We can scroll the screen, 
as scroll the spreadsheets. It can directly observe every iterative 
improvement, get useful information, or decide to manually halt 
the procedures or not, if necessary. This is very suitable for IC 
EDA industrial certain cut constraints under non-uniformly 
distributed cases. 
In Fig. 7, this example demonstrates the cut interchange 
conditions in every step. The ENISLE algorithm effectively 
solves the min-cut partitioning and the ratio min-cut partitioning 
at the same time. Fig. 8. shows another successful example. 
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Figure 8. Another successful example. 
Figure 9. Non-uniformly distributed condition. 
HI. THE QUALITATIVE ANALYSIS OF (V, E) PAIRS 
DISTFUBUTED CONDITIONS 
In Fig. 9, (V, E) pairs are not uniformly distributed on V-E 
plain. And if we do not randomize it, then directly issue the 
convergent procedure. It shows that we cannot get the optimal 
solution (two cuts), but get a nearly optimal solution (three cuts). 
It can intuitively determine distributed uniformly or not by this 
diagram clearly. 
As mentioned in Fig. 3, it shows (V, E) pairs non-uniformly 
distribution lead the probability that can get the min-cut solution 
is relatively small. The work finds the relationship between cut 
numbers and initial (V, E) pairs distributed conditiodentropy. 
The relationship is a very important issue. It is shown as Fig. 10. 
Distribution 
j - c u t  b -cu t  M i n - c u t  
Figure 10. The relationship between cut numbers and 
initial (V, E) pairs distributed condition/ entropy. Notice 
the cut number j > k > min-cut, k is second optimal cut, 
and j is third optimal cut. The higher initial potential, the 
more probability aims the min-cut. 
Iv.  CONCLUSION AND FURTHER ESEARCH 
Due to the proposed new method ENISLE is different with 
any other min-cut partitioning methods, not improves or modifies 
other min-cut partitioning methods. So this paper does not 
concentrate on the comparisons with them. mainly focus on the 
demonstration of the proposed new method. We will completely 
finish further into the work. 
The paper indicates that the proposed ENISLE method can 
effectively solve the mincut partitioning and the ratio mincut 
partitioning at the same time by global viewpoints. It is not only 
using node information but also edge information. Hundreds of 
netlists experiments have ever been processed and found if we 
can let (V, E) pairs approach to uniformly distribution on the V-E 
plain, it can soon get the optimal solution, no more NPC problem. 
If we can't, or just require certain cut constraint, not min-cut, the 
proposed method can provide an intuitive heuristic nearly 
optimal solution. It is very suitable for EDA industrial usage. 
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